v 20110115 2 C 50600 46900 1 0 0 EMBEDDEDpic16F628-2.sym [ B 50900 46900 3000 3300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 T 55000 49675 5 10 0 0 0 0 1 device=PIC16F628 T 50900 50250 3 10 1 0 0 0 1 PIC16F628 T 50975 49550 3 8 1 0 0 0 1 RA2/AN2/Vref P 50900 49600 50600 49600 1 0 1 { T 50736 49650 5 8 1 1 0 0 1 pinnumber=1 T 50736 49650 5 8 0 0 0 0 1 pinseq=1 } T 50975 49250 3 8 1 0 0 0 1 RA3/AN3/CMP1 P 50900 49300 50600 49300 1 0 1 { T 50696 49350 5 8 1 1 0 0 1 pinnumber=2 T 50696 49350 5 8 0 0 0 0 1 pinseq=2 } T 50975 48950 3 8 1 0 0 0 1 RA4/TOCKI/CMP2 P 50900 49000 50600 49000 1 0 1 { T 50720 49050 5 8 1 1 0 0 1 pinnumber=3 T 50720 49050 5 8 0 0 0 0 1 pinseq=3 } T 50975 48650 3 8 1 0 0 0 1 RA5/\_MCLR\_/THV P 50900 48700 50600 48700 1 0 1 { T 50696 48750 5 8 1 1 0 0 1 pinnumber=4 T 50696 48750 5 8 0 0 0 0 1 pinseq=4 } T 50975 48350 3 8 1 0 0 0 1 VSS P 50900 48400 50600 48400 1 0 1 { T 50720 48450 5 8 1 1 0 0 1 pinnumber=5 T 50720 48450 5 8 0 0 0 0 1 pinseq=5 } T 50975 48050 3 8 1 0 0 0 1 RB0/INT P 50900 48100 50600 48100 1 0 1 { T 50704 48150 5 8 1 1 0 0 1 pinnumber=6 T 50704 48150 5 8 0 0 0 0 1 pinseq=6 } T 50975 47750 3 8 1 0 0 0 1 RB1/RX/DT P 50900 47800 50600 47800 1 0 1 { T 50720 47850 5 8 1 1 0 0 1 pinnumber=7 T 50720 47850 5 8 0 0 0 0 1 pinseq=7 } T 50975 47450 3 8 1 0 0 0 1 RB2/TX/CK P 50900 47500 50600 47500 1 0 1 { T 50712 47550 5 8 1 1 0 0 1 pinnumber=8 T 50712 47550 5 8 0 0 0 0 1 pinseq=8 } T 50975 47150 3 8 1 0 0 0 1 RB3/CCP1 P 50900 47200 50600 47200 1 0 1 { T 50696 47250 5 8 1 1 0 0 1 pinnumber=9 T 50696 47250 5 8 0 0 0 0 1 pinseq=9 } T 53166 49650 3 8 1 0 0 0 1 RA1/AN1 P 53900 49700 54200 49700 1 0 1 { T 54000 49750 5 8 1 1 0 0 1 pinnumber=18 T 54000 49750 5 8 0 0 0 0 1 pinseq=10 } T 53126 49250 3 8 1 0 0 0 1 RA0/AN0 P 53900 49300 54200 49300 1 0 1 { T 54000 49350 5 8 1 1 0 0 1 pinnumber=17 T 54000 49350 5 8 0 0 0 0 1 pinseq=11 } T 52443 48950 3 8 1 0 0 0 1 RA7/OSC1/CLKIN L 53900 49100 53800 49000 3 0 0 0 -1 -1 L 53900 48900 53800 49000 3 0 0 0 -1 -1 P 53900 49000 54200 49000 1 0 1 { T 54000 49050 5 8 1 1 0 0 1 pinnumber=16 T 54000 49050 5 8 0 0 0 0 1 pinseq=12 } T 52298 48650 3 8 1 0 0 0 1 RA6/OSC2/CLKOUT P 53900 48700 54200 48700 1 0 1 { T 54000 48750 5 8 1 1 0 0 1 pinnumber=15 T 54000 48750 5 8 0 0 0 0 1 pinseq=13 } T 53534 48350 3 8 1 0 0 0 1 VDD P 53900 48400 54200 48400 1 0 1 { T 54000 48450 5 8 1 1 0 0 1 pinnumber=14 T 54000 48450 5 8 0 0 0 0 1 pinseq=14 } T 53050 48050 3 8 1 0 0 0 1 RB7/T1OSI P 53900 48100 54200 48100 1 0 1 { T 54000 48150 5 8 1 1 0 0 1 pinnumber=13 T 54000 48150 5 8 0 0 0 0 1 pinseq=15 } T 52434 47750 3 8 1 0 0 0 1 RB6/T1OSO/T1CK1 P 53900 47800 54200 47800 1 0 1 { T 54000 47850 5 8 1 1 0 0 1 pinnumber=12 T 54000 47850 5 8 0 0 0 0 1 pinseq=16 } T 53550 47450 3 8 1 0 0 0 1 RB5 P 53900 47500 54200 47500 1 0 1 { T 54000 47550 5 8 1 1 0 0 1 pinnumber=11 T 54000 47550 5 8 0 0 0 0 1 pinseq=17 } T 53126 47150 3 8 1 0 0 0 1 RB4/PGM P 53900 47200 54200 47200 1 0 1 { T 54000 47250 5 8 1 1 0 0 1 pinnumber=10 T 54000 47250 5 8 0 0 0 0 1 pinseq=18 } T 53700 50000 8 10 0 1 0 6 1 refdes=U? ] { T 53700 50000 5 10 1 1 0 6 1 refdes=IC1 } N 40500 50500 57000 50500 4 N 40500 46500 57000 46500 4 N 46700 49700 46700 47200 4 N 50600 47500 46800 47500 4 N 46800 47500 46800 49800 4 N 46800 49800 42200 49800 4 N 50600 47800 46900 47800 4 N 46900 47800 46900 49900 4 N 46900 49900 41600 49900 4 N 50600 48100 47000 48100 4 N 47000 48100 47000 50000 4 N 47000 50000 41000 50000 4 N 54200 48400 54700 48400 4 N 46600 49600 46600 46800 4 N 50600 48400 50300 48400 4 N 50300 48400 50300 46500 4 T 40200 40200 9 14 1 0 0 0 1 TITLE:Split Rail IGBT BLDC Controller AUTHOR:Graham North N 41900 42200 44600 42200 4 N 41300 47400 41300 50500 4 N 41900 47400 41900 50500 4 N 42500 47400 42500 50500 4 N 43100 47400 43100 50500 4 N 43700 47400 43700 50500 4 N 44300 47400 44300 50500 4 N 41300 45000 41300 47000 4 N 41900 42000 41900 47000 4 N 42500 45000 42500 47000 4 N 43100 42000 43100 47000 4 N 43700 45000 43700 47000 4 N 44300 42000 44300 47000 4 N 46700 49700 42800 49700 4 N 40500 41000 57000 41000 4 N 51200 41000 51200 43001 4 N 56000 44100 56000 42500 4 N 42500 42500 48000 42500 4 N 54700 46500 54700 45900 4 N 54700 43000 54700 41000 4 N 56900 45000 57000 45000 4 N 57000 42400 57000 45000 4 N 43700 42400 51500 42400 4 N 46500 49500 46500 46700 4 N 47700 45900 47700 46500 4 N 51200 45900 51200 46500 4 N 46600 46800 54900 46800 4 N 46700 47200 50600 47200 4 N 54700 48400 54700 50500 4 N 41600 49900 41600 48600 4 N 42200 49800 42200 48600 4 N 42800 49700 42800 48600 4 N 41000 50000 41000 48600 4 N 55000 42600 55000 45000 4 N 51600 44700 51600 46300 4 N 48100 44700 48100 46200 4 N 48100 46200 42500 46200 4 N 51600 46300 43700 46300 4 N 48100 42100 43100 42100 4 N 51600 42000 44300 42000 4 C 56300 41000 1 180 1 EMBEDDEDgeneric-power.sym [ P 56500 41000 56500 40800 1 0 0 { T 56550 40950 5 6 0 1 180 6 1 pinnumber=1 T 56550 40950 5 6 0 0 180 6 1 pinseq=1 T 56550 40950 5 6 0 1 180 6 1 pinlabel=1 T 56550 40950 5 6 0 1 180 6 1 pintype=pwr } L 56350 40800 56650 40800 3 0 0 0 -1 -1 T 56500 40750 8 10 0 1 180 3 1 net=Vcc:1 ] { T 56500 40750 5 10 1 1 180 3 1 net=-ve } C 56400 46200 1 0 0 EMBEDDEDgnd-1.sym [ P 56500 46300 56500 46500 1 0 1 { T 56558 46361 5 4 0 1 0 0 1 pinnumber=1 T 56558 46361 5 4 0 0 0 0 1 pinseq=1 T 56558 46361 5 4 0 1 0 0 1 pinlabel=1 T 56558 46361 5 4 0 1 0 0 1 pintype=pwr } L 56400 46300 56600 46300 3 0 0 0 -1 -1 L 56455 46250 56545 46250 3 0 0 0 -1 -1 L 56480 46210 56520 46210 3 0 0 0 -1 -1 T 56700 46250 8 10 0 0 0 0 1 net=GND:1 ] C 40900 47000 1 0 0 EMBEDDEDoptoisolator.sym [ T 41000 47500 5 6 0 1 0 0 1 device=PS2501-1 T 41400 47400 5 10 0 1 0 0 1 refdes=ISO? P 41000 47400 41000 47300 1 0 0 { T 41000 47200 3 6 0 1 0 0 1 pinnumber=1 T 41000 47200 3 6 0 0 0 0 1 pinseq=1 } P 41000 47100 41000 47000 1 0 1 { T 41010 46950 3 6 0 1 0 0 1 pinnumber=2 T 41010 46950 3 6 0 0 0 0 1 pinseq=2 } P 41300 47400 41300 47300 1 0 0 { T 41300 47200 3 6 0 1 0 0 1 pinnumber=4 T 41300 47200 3 6 0 0 0 0 1 pinseq=4 T 40937 47400 3 6 0 1 0 0 1 pinlabel=COLLECTOR } P 41300 47100 41300 47000 1 0 1 { T 41310 46950 3 6 0 1 0 0 1 pinnumber=3 T 41310 46950 3 6 0 0 0 0 1 pinseq=3 T 41310 46950 3 6 0 1 0 0 1 pinlabel=EMITTER } L 41000 47150 40940 47250 3 0 0 0 -1 -1 L 40940 47250 41060 47250 3 0 0 0 -1 -1 L 41060 47250 41000 47150 3 0 0 0 -1 -1 L 41160 47200 41120 47210 3 0 0 0 -1 -1 L 41120 47210 41150 47240 3 0 0 0 -1 -1 L 41150 47240 41160 47200 3 0 0 0 -1 -1 L 41160 47130 41120 47140 3 0 0 0 -1 -1 L 41120 47140 41150 47170 3 0 0 0 -1 -1 L 41150 47170 41160 47130 3 0 0 0 -1 -1 L 41200 47300 41200 47100 3 0 0 0 -1 -1 L 41300 47100 41200 47170 3 0 0 0 -1 -1 L 41200 47230 41300 47300 3 0 0 0 -1 -1 L 41140 47220 41100 47260 3 0 0 0 -1 -1 L 41100 47260 41100 47230 3 0 0 0 -1 -1 L 41100 47230 41060 47270 3 0 0 0 -1 -1 L 41140 47150 41100 47190 3 0 0 0 -1 -1 L 41100 47190 41100 47160 3 0 0 0 -1 -1 L 41100 47160 41060 47200 3 0 0 0 -1 -1 L 41000 47100 41000 47150 3 0 0 0 -1 -1 L 41060 47150 40940 47150 3 0 0 0 -1 -1 L 41000 47300 41000 47250 3 0 0 0 -1 -1 L 41300 47100 41270 47140 3 0 0 0 -1 -1 L 41270 47140 41250 47110 3 0 0 0 -1 -1 L 41250 47110 41300 47100 3 0 0 0 -1 -1 B 40900 47050 500 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 ] { T 41000 47500 5 6 0 1 0 0 1 device=PS2501-1 T 41100 47000 5 10 1 1 0 2 1 refdes=ISO1 } C 41500 47000 1 0 0 EMBEDDEDoptoisolator.sym [ T 41600 47500 5 6 0 1 0 0 1 device=PS2501-1 T 42000 47400 5 10 0 1 0 0 1 refdes=ISO? P 41600 47400 41600 47300 1 0 0 { T 41600 47200 3 6 0 1 0 0 1 pinnumber=1 T 41600 47200 3 6 0 0 0 0 1 pinseq=1 } P 41600 47100 41600 47000 1 0 1 { T 41610 46950 3 6 0 1 0 0 1 pinnumber=2 T 41610 46950 3 6 0 0 0 0 1 pinseq=2 } P 41900 47400 41900 47300 1 0 0 { T 41900 47200 3 6 0 1 0 0 1 pinnumber=4 T 41900 47200 3 6 0 0 0 0 1 pinseq=4 T 41537 47400 3 6 0 1 0 0 1 pinlabel=COLLECTOR } P 41900 47100 41900 47000 1 0 1 { T 41910 46950 3 6 0 1 0 0 1 pinnumber=3 T 41910 46950 3 6 0 0 0 0 1 pinseq=3 T 41910 46950 3 6 0 1 0 0 1 pinlabel=EMITTER } L 41600 47150 41540 47250 3 0 0 0 -1 -1 L 41540 47250 41660 47250 3 0 0 0 -1 -1 L 41660 47250 41600 47150 3 0 0 0 -1 -1 L 41760 47200 41720 47210 3 0 0 0 -1 -1 L 41720 47210 41750 47240 3 0 0 0 -1 -1 L 41750 47240 41760 47200 3 0 0 0 -1 -1 L 41760 47130 41720 47140 3 0 0 0 -1 -1 L 41720 47140 41750 47170 3 0 0 0 -1 -1 L 41750 47170 41760 47130 3 0 0 0 -1 -1 L 41800 47300 41800 47100 3 0 0 0 -1 -1 L 41900 47100 41800 47170 3 0 0 0 -1 -1 L 41800 47230 41900 47300 3 0 0 0 -1 -1 L 41740 47220 41700 47260 3 0 0 0 -1 -1 L 41700 47260 41700 47230 3 0 0 0 -1 -1 L 41700 47230 41660 47270 3 0 0 0 -1 -1 L 41740 47150 41700 47190 3 0 0 0 -1 -1 L 41700 47190 41700 47160 3 0 0 0 -1 -1 L 41700 47160 41660 47200 3 0 0 0 -1 -1 L 41600 47100 41600 47150 3 0 0 0 -1 -1 L 41660 47150 41540 47150 3 0 0 0 -1 -1 L 41600 47300 41600 47250 3 0 0 0 -1 -1 L 41900 47100 41870 47140 3 0 0 0 -1 -1 L 41870 47140 41850 47110 3 0 0 0 -1 -1 L 41850 47110 41900 47100 3 0 0 0 -1 -1 B 41500 47050 500 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 ] { T 41600 47500 5 6 0 1 0 0 1 device=PS2501-1 T 41700 47000 5 10 1 1 0 2 1 refdes=ISO2 } C 42100 47000 1 0 0 EMBEDDEDoptoisolator.sym [ T 42200 47500 5 6 0 1 0 0 1 device=PS2501-1 T 42600 47400 5 10 0 1 0 0 1 refdes=ISO? P 42200 47400 42200 47300 1 0 0 { T 42200 47200 3 6 0 1 0 0 1 pinnumber=1 T 42200 47200 3 6 0 0 0 0 1 pinseq=1 } P 42200 47100 42200 47000 1 0 1 { T 42210 46950 3 6 0 1 0 0 1 pinnumber=2 T 42210 46950 3 6 0 0 0 0 1 pinseq=2 } P 42500 47400 42500 47300 1 0 0 { T 42500 47200 3 6 0 1 0 0 1 pinnumber=4 T 42500 47200 3 6 0 0 0 0 1 pinseq=4 T 42137 47400 3 6 0 1 0 0 1 pinlabel=COLLECTOR } P 42500 47100 42500 47000 1 0 1 { T 42510 46950 3 6 0 1 0 0 1 pinnumber=3 T 42510 46950 3 6 0 0 0 0 1 pinseq=3 T 42510 46950 3 6 0 1 0 0 1 pinlabel=EMITTER } L 42200 47150 42140 47250 3 0 0 0 -1 -1 L 42140 47250 42260 47250 3 0 0 0 -1 -1 L 42260 47250 42200 47150 3 0 0 0 -1 -1 L 42360 47200 42320 47210 3 0 0 0 -1 -1 L 42320 47210 42350 47240 3 0 0 0 -1 -1 L 42350 47240 42360 47200 3 0 0 0 -1 -1 L 42360 47130 42320 47140 3 0 0 0 -1 -1 L 42320 47140 42350 47170 3 0 0 0 -1 -1 L 42350 47170 42360 47130 3 0 0 0 -1 -1 L 42400 47300 42400 47100 3 0 0 0 -1 -1 L 42500 47100 42400 47170 3 0 0 0 -1 -1 L 42400 47230 42500 47300 3 0 0 0 -1 -1 L 42340 47220 42300 47260 3 0 0 0 -1 -1 L 42300 47260 42300 47230 3 0 0 0 -1 -1 L 42300 47230 42260 47270 3 0 0 0 -1 -1 L 42340 47150 42300 47190 3 0 0 0 -1 -1 L 42300 47190 42300 47160 3 0 0 0 -1 -1 L 42300 47160 42260 47200 3 0 0 0 -1 -1 L 42200 47100 42200 47150 3 0 0 0 -1 -1 L 42260 47150 42140 47150 3 0 0 0 -1 -1 L 42200 47300 42200 47250 3 0 0 0 -1 -1 L 42500 47100 42470 47140 3 0 0 0 -1 -1 L 42470 47140 42450 47110 3 0 0 0 -1 -1 L 42450 47110 42500 47100 3 0 0 0 -1 -1 B 42100 47050 500 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 ] { T 42200 47500 5 6 0 1 0 0 1 device=PS2501-1 T 42300 47000 5 10 1 1 0 2 1 refdes=ISO3 } C 42700 47000 1 0 0 EMBEDDEDoptoisolator.sym [ T 42800 47500 5 6 0 1 0 0 1 device=PS2501-1 T 43200 47400 5 10 0 1 0 0 1 refdes=ISO? P 42800 47400 42800 47300 1 0 0 { T 42800 47200 3 6 0 1 0 0 1 pinnumber=1 T 42800 47200 3 6 0 0 0 0 1 pinseq=1 } P 42800 47100 42800 47000 1 0 1 { T 42810 46950 3 6 0 1 0 0 1 pinnumber=2 T 42810 46950 3 6 0 0 0 0 1 pinseq=2 } P 43100 47400 43100 47300 1 0 0 { T 43100 47200 3 6 0 1 0 0 1 pinnumber=4 T 43100 47200 3 6 0 0 0 0 1 pinseq=4 T 42737 47400 3 6 0 1 0 0 1 pinlabel=COLLECTOR } P 43100 47100 43100 47000 1 0 1 { T 43110 46950 3 6 0 1 0 0 1 pinnumber=3 T 43110 46950 3 6 0 0 0 0 1 pinseq=3 T 43110 46950 3 6 0 1 0 0 1 pinlabel=EMITTER } L 42800 47150 42740 47250 3 0 0 0 -1 -1 L 42740 47250 42860 47250 3 0 0 0 -1 -1 L 42860 47250 42800 47150 3 0 0 0 -1 -1 L 42960 47200 42920 47210 3 0 0 0 -1 -1 L 42920 47210 42950 47240 3 0 0 0 -1 -1 L 42950 47240 42960 47200 3 0 0 0 -1 -1 L 42960 47130 42920 47140 3 0 0 0 -1 -1 L 42920 47140 42950 47170 3 0 0 0 -1 -1 L 42950 47170 42960 47130 3 0 0 0 -1 -1 L 43000 47300 43000 47100 3 0 0 0 -1 -1 L 43100 47100 43000 47170 3 0 0 0 -1 -1 L 43000 47230 43100 47300 3 0 0 0 -1 -1 L 42940 47220 42900 47260 3 0 0 0 -1 -1 L 42900 47260 42900 47230 3 0 0 0 -1 -1 L 42900 47230 42860 47270 3 0 0 0 -1 -1 L 42940 47150 42900 47190 3 0 0 0 -1 -1 L 42900 47190 42900 47160 3 0 0 0 -1 -1 L 42900 47160 42860 47200 3 0 0 0 -1 -1 L 42800 47100 42800 47150 3 0 0 0 -1 -1 L 42860 47150 42740 47150 3 0 0 0 -1 -1 L 42800 47300 42800 47250 3 0 0 0 -1 -1 L 43100 47100 43070 47140 3 0 0 0 -1 -1 L 43070 47140 43050 47110 3 0 0 0 -1 -1 L 43050 47110 43100 47100 3 0 0 0 -1 -1 B 42700 47050 500 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 ] { T 42800 47500 5 6 0 1 0 0 1 device=PS2501-1 T 42900 47000 5 10 1 1 0 2 1 refdes=ISO4 } C 43300 47000 1 0 0 EMBEDDEDoptoisolator.sym [ T 43400 47500 5 6 0 1 0 0 1 device=PS2501-1 T 43800 47400 5 10 0 1 0 0 1 refdes=ISO? P 43400 47400 43400 47300 1 0 0 { T 43400 47200 3 6 0 1 0 0 1 pinnumber=1 T 43400 47200 3 6 0 0 0 0 1 pinseq=1 } P 43400 47100 43400 47000 1 0 1 { T 43410 46950 3 6 0 1 0 0 1 pinnumber=2 T 43410 46950 3 6 0 0 0 0 1 pinseq=2 } P 43700 47400 43700 47300 1 0 0 { T 43700 47200 3 6 0 1 0 0 1 pinnumber=4 T 43700 47200 3 6 0 0 0 0 1 pinseq=4 T 43337 47400 3 6 0 1 0 0 1 pinlabel=COLLECTOR } P 43700 47100 43700 47000 1 0 1 { T 43710 46950 3 6 0 1 0 0 1 pinnumber=3 T 43710 46950 3 6 0 0 0 0 1 pinseq=3 T 43710 46950 3 6 0 1 0 0 1 pinlabel=EMITTER } L 43400 47150 43340 47250 3 0 0 0 -1 -1 L 43340 47250 43460 47250 3 0 0 0 -1 -1 L 43460 47250 43400 47150 3 0 0 0 -1 -1 L 43560 47200 43520 47210 3 0 0 0 -1 -1 L 43520 47210 43550 47240 3 0 0 0 -1 -1 L 43550 47240 43560 47200 3 0 0 0 -1 -1 L 43560 47130 43520 47140 3 0 0 0 -1 -1 L 43520 47140 43550 47170 3 0 0 0 -1 -1 L 43550 47170 43560 47130 3 0 0 0 -1 -1 L 43600 47300 43600 47100 3 0 0 0 -1 -1 L 43700 47100 43600 47170 3 0 0 0 -1 -1 L 43600 47230 43700 47300 3 0 0 0 -1 -1 L 43540 47220 43500 47260 3 0 0 0 -1 -1 L 43500 47260 43500 47230 3 0 0 0 -1 -1 L 43500 47230 43460 47270 3 0 0 0 -1 -1 L 43540 47150 43500 47190 3 0 0 0 -1 -1 L 43500 47190 43500 47160 3 0 0 0 -1 -1 L 43500 47160 43460 47200 3 0 0 0 -1 -1 L 43400 47100 43400 47150 3 0 0 0 -1 -1 L 43460 47150 43340 47150 3 0 0 0 -1 -1 L 43400 47300 43400 47250 3 0 0 0 -1 -1 L 43700 47100 43670 47140 3 0 0 0 -1 -1 L 43670 47140 43650 47110 3 0 0 0 -1 -1 L 43650 47110 43700 47100 3 0 0 0 -1 -1 B 43300 47050 500 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 ] { T 43400 47500 5 6 0 1 0 0 1 device=PS2501-1 T 43500 47000 5 10 1 1 0 2 1 refdes=ISO5 } C 43900 47000 1 0 0 EMBEDDEDoptoisolator.sym [ T 44000 47500 5 6 0 1 0 0 1 device=PS2501-1 T 44400 47400 5 10 0 1 0 0 1 refdes=ISO? P 44000 47400 44000 47300 1 0 0 { T 44000 47200 3 6 0 1 0 0 1 pinnumber=1 T 44000 47200 3 6 0 0 0 0 1 pinseq=1 } P 44000 47100 44000 47000 1 0 1 { T 44010 46950 3 6 0 1 0 0 1 pinnumber=2 T 44010 46950 3 6 0 0 0 0 1 pinseq=2 } P 44300 47400 44300 47300 1 0 0 { T 44300 47200 3 6 0 1 0 0 1 pinnumber=4 T 44300 47200 3 6 0 0 0 0 1 pinseq=4 T 43937 47400 3 6 0 1 0 0 1 pinlabel=COLLECTOR } P 44300 47100 44300 47000 1 0 1 { T 44310 46950 3 6 0 1 0 0 1 pinnumber=3 T 44310 46950 3 6 0 0 0 0 1 pinseq=3 T 44310 46950 3 6 0 1 0 0 1 pinlabel=EMITTER } L 44000 47150 43940 47250 3 0 0 0 -1 -1 L 43940 47250 44060 47250 3 0 0 0 -1 -1 L 44060 47250 44000 47150 3 0 0 0 -1 -1 L 44160 47200 44120 47210 3 0 0 0 -1 -1 L 44120 47210 44150 47240 3 0 0 0 -1 -1 L 44150 47240 44160 47200 3 0 0 0 -1 -1 L 44160 47130 44120 47140 3 0 0 0 -1 -1 L 44120 47140 44150 47170 3 0 0 0 -1 -1 L 44150 47170 44160 47130 3 0 0 0 -1 -1 L 44200 47300 44200 47100 3 0 0 0 -1 -1 L 44300 47100 44200 47170 3 0 0 0 -1 -1 L 44200 47230 44300 47300 3 0 0 0 -1 -1 L 44140 47220 44100 47260 3 0 0 0 -1 -1 L 44100 47260 44100 47230 3 0 0 0 -1 -1 L 44100 47230 44060 47270 3 0 0 0 -1 -1 L 44140 47150 44100 47190 3 0 0 0 -1 -1 L 44100 47190 44100 47160 3 0 0 0 -1 -1 L 44100 47160 44060 47200 3 0 0 0 -1 -1 L 44000 47100 44000 47150 3 0 0 0 -1 -1 L 44060 47150 43940 47150 3 0 0 0 -1 -1 L 44000 47300 44000 47250 3 0 0 0 -1 -1 L 44300 47100 44270 47140 3 0 0 0 -1 -1 L 44270 47140 44250 47110 3 0 0 0 -1 -1 L 44250 47110 44300 47100 3 0 0 0 -1 -1 B 43900 47050 500 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 ] { T 44000 47500 5 6 0 1 0 0 1 device=PS2501-1 T 44100 47000 5 10 1 1 0 2 1 refdes=ISO6 } C 41100 47700 1 90 0 EMBEDDEDresistor-1.sym [ L 40900 48300 41100 48200 3 0 0 0 -1 -1 L 41100 48200 40900 48100 3 0 0 0 -1 -1 L 40900 48100 41100 48000 3 0 0 0 -1 -1 L 41100 48000 40900 47900 3 0 0 0 -1 -1 T 40700 48000 5 10 0 0 90 0 1 device=RESISTOR L 40900 48300 41100 48400 3 0 0 0 -1 -1 L 41100 48400 41000 48450 3 0 0 0 -1 -1 P 41000 48600 41000 48450 1 0 0 { T 40950 48500 5 8 0 1 90 0 1 pinnumber=2 T 40950 48500 5 8 0 0 90 0 1 pinseq=2 T 40950 48500 5 8 0 1 90 0 1 pinlabel=2 T 40950 48500 5 8 0 1 90 0 1 pintype=pas } P 41000 47700 41000 47852 1 0 0 { T 40950 47800 5 8 0 1 90 0 1 pinnumber=1 T 40950 47800 5 8 0 0 90 0 1 pinseq=1 T 40950 47800 5 8 0 1 90 0 1 pinlabel=1 T 40950 47800 5 8 0 1 90 0 1 pintype=pas } L 40900 47901 41000 47850 3 0 0 0 -1 -1 T 40800 47900 8 10 0 1 90 0 1 refdes=R? T 41100 47700 8 10 0 1 90 0 1 pins=2 T 41100 47700 8 10 0 1 90 0 1 class=DISCRETE ] { T 40700 48000 5 10 0 0 90 0 1 device=RESISTOR T 41000 48600 5 10 1 1 180 0 1 refdes=R1 } N 41000 47700 41000 47400 4 N 41000 47000 41000 46500 4 C 41700 47700 1 90 0 EMBEDDEDresistor-1.sym [ L 41500 48300 41700 48200 3 0 0 0 -1 -1 L 41700 48200 41500 48100 3 0 0 0 -1 -1 L 41500 48100 41700 48000 3 0 0 0 -1 -1 L 41700 48000 41500 47900 3 0 0 0 -1 -1 T 41300 48000 5 10 0 0 90 0 1 device=RESISTOR L 41500 48300 41700 48400 3 0 0 0 -1 -1 L 41700 48400 41600 48450 3 0 0 0 -1 -1 P 41600 48600 41600 48450 1 0 0 { T 41550 48500 5 8 0 1 90 0 1 pinnumber=2 T 41550 48500 5 8 0 0 90 0 1 pinseq=2 T 41550 48500 5 8 0 1 90 0 1 pinlabel=2 T 41550 48500 5 8 0 1 90 0 1 pintype=pas } P 41600 47700 41600 47852 1 0 0 { T 41550 47800 5 8 0 1 90 0 1 pinnumber=1 T 41550 47800 5 8 0 0 90 0 1 pinseq=1 T 41550 47800 5 8 0 1 90 0 1 pinlabel=1 T 41550 47800 5 8 0 1 90 0 1 pintype=pas } L 41500 47901 41600 47850 3 0 0 0 -1 -1 T 41400 47900 8 10 0 1 90 0 1 refdes=R? T 41700 47700 8 10 0 1 90 0 1 pins=2 T 41700 47700 8 10 0 1 90 0 1 class=DISCRETE ] { T 41300 48000 5 10 0 0 90 0 1 device=RESISTOR T 41600 48600 5 10 1 1 180 0 1 refdes=R2 } N 41600 47700 41600 47400 4 N 41600 47000 41600 46500 4 C 42300 47700 1 90 0 EMBEDDEDresistor-1.sym [ L 42100 48300 42300 48200 3 0 0 0 -1 -1 L 42300 48200 42100 48100 3 0 0 0 -1 -1 L 42100 48100 42300 48000 3 0 0 0 -1 -1 L 42300 48000 42100 47900 3 0 0 0 -1 -1 T 41900 48000 5 10 0 0 90 0 1 device=RESISTOR L 42100 48300 42300 48400 3 0 0 0 -1 -1 L 42300 48400 42200 48450 3 0 0 0 -1 -1 P 42200 48600 42200 48450 1 0 0 { T 42150 48500 5 8 0 1 90 0 1 pinnumber=2 T 42150 48500 5 8 0 0 90 0 1 pinseq=2 T 42150 48500 5 8 0 1 90 0 1 pinlabel=2 T 42150 48500 5 8 0 1 90 0 1 pintype=pas } P 42200 47700 42200 47852 1 0 0 { T 42150 47800 5 8 0 1 90 0 1 pinnumber=1 T 42150 47800 5 8 0 0 90 0 1 pinseq=1 T 42150 47800 5 8 0 1 90 0 1 pinlabel=1 T 42150 47800 5 8 0 1 90 0 1 pintype=pas } L 42100 47901 42200 47850 3 0 0 0 -1 -1 T 42000 47900 8 10 0 1 90 0 1 refdes=R? T 42300 47700 8 10 0 1 90 0 1 pins=2 T 42300 47700 8 10 0 1 90 0 1 class=DISCRETE ] { T 41900 48000 5 10 0 0 90 0 1 device=RESISTOR T 42200 48600 5 10 1 1 180 0 1 refdes=R3 } N 42200 47700 42200 47400 4 N 42200 47000 42200 46500 4 C 42900 47700 1 90 0 EMBEDDEDresistor-1.sym [ L 42700 48300 42900 48200 3 0 0 0 -1 -1 L 42900 48200 42700 48100 3 0 0 0 -1 -1 L 42700 48100 42900 48000 3 0 0 0 -1 -1 L 42900 48000 42700 47900 3 0 0 0 -1 -1 T 42500 48000 5 10 0 0 90 0 1 device=RESISTOR L 42700 48300 42900 48400 3 0 0 0 -1 -1 L 42900 48400 42800 48450 3 0 0 0 -1 -1 P 42800 48600 42800 48450 1 0 0 { T 42750 48500 5 8 0 1 90 0 1 pinnumber=2 T 42750 48500 5 8 0 0 90 0 1 pinseq=2 T 42750 48500 5 8 0 1 90 0 1 pinlabel=2 T 42750 48500 5 8 0 1 90 0 1 pintype=pas } P 42800 47700 42800 47852 1 0 0 { T 42750 47800 5 8 0 1 90 0 1 pinnumber=1 T 42750 47800 5 8 0 0 90 0 1 pinseq=1 T 42750 47800 5 8 0 1 90 0 1 pinlabel=1 T 42750 47800 5 8 0 1 90 0 1 pintype=pas } L 42700 47901 42800 47850 3 0 0 0 -1 -1 T 42600 47900 8 10 0 1 90 0 1 refdes=R? T 42900 47700 8 10 0 1 90 0 1 pins=2 T 42900 47700 8 10 0 1 90 0 1 class=DISCRETE ] { T 42500 48000 5 10 0 0 90 0 1 device=RESISTOR T 42800 48600 5 10 1 1 180 0 1 refdes=R4 } N 42800 47700 42800 47400 4 N 42800 47000 42800 46500 4 C 43500 47700 1 90 0 EMBEDDEDresistor-1.sym [ L 43300 48300 43500 48200 3 0 0 0 -1 -1 L 43500 48200 43300 48100 3 0 0 0 -1 -1 L 43300 48100 43500 48000 3 0 0 0 -1 -1 L 43500 48000 43300 47900 3 0 0 0 -1 -1 T 43100 48000 5 10 0 0 90 0 1 device=RESISTOR L 43300 48300 43500 48400 3 0 0 0 -1 -1 L 43500 48400 43400 48450 3 0 0 0 -1 -1 P 43400 48600 43400 48450 1 0 0 { T 43350 48500 5 8 0 1 90 0 1 pinnumber=2 T 43350 48500 5 8 0 0 90 0 1 pinseq=2 T 43350 48500 5 8 0 1 90 0 1 pinlabel=2 T 43350 48500 5 8 0 1 90 0 1 pintype=pas } P 43400 47700 43400 47852 1 0 0 { T 43350 47800 5 8 0 1 90 0 1 pinnumber=1 T 43350 47800 5 8 0 0 90 0 1 pinseq=1 T 43350 47800 5 8 0 1 90 0 1 pinlabel=1 T 43350 47800 5 8 0 1 90 0 1 pintype=pas } L 43300 47901 43400 47850 3 0 0 0 -1 -1 T 43200 47900 8 10 0 1 90 0 1 refdes=R? T 43500 47700 8 10 0 1 90 0 1 pins=2 T 43500 47700 8 10 0 1 90 0 1 class=DISCRETE ] { T 43100 48000 5 10 0 0 90 0 1 device=RESISTOR T 43400 48600 5 10 1 1 180 0 1 refdes=R5 } N 43400 47700 43400 47400 4 N 43400 47000 43400 46500 4 C 44100 47700 1 90 0 EMBEDDEDresistor-1.sym [ L 43900 48300 44100 48200 3 0 0 0 -1 -1 L 44100 48200 43900 48100 3 0 0 0 -1 -1 L 43900 48100 44100 48000 3 0 0 0 -1 -1 L 44100 48000 43900 47900 3 0 0 0 -1 -1 T 43700 48000 5 10 0 0 90 0 1 device=RESISTOR L 43900 48300 44100 48400 3 0 0 0 -1 -1 L 44100 48400 44000 48450 3 0 0 0 -1 -1 P 44000 48600 44000 48450 1 0 0 { T 43950 48500 5 8 0 1 90 0 1 pinnumber=2 T 43950 48500 5 8 0 0 90 0 1 pinseq=2 T 43950 48500 5 8 0 1 90 0 1 pinlabel=2 T 43950 48500 5 8 0 1 90 0 1 pintype=pas } P 44000 47700 44000 47852 1 0 0 { T 43950 47800 5 8 0 1 90 0 1 pinnumber=1 T 43950 47800 5 8 0 0 90 0 1 pinseq=1 T 43950 47800 5 8 0 1 90 0 1 pinlabel=1 T 43950 47800 5 8 0 1 90 0 1 pintype=pas } L 43900 47901 44000 47850 3 0 0 0 -1 -1 T 43800 47900 8 10 0 1 90 0 1 refdes=R? T 44100 47700 8 10 0 1 90 0 1 pins=2 T 44100 47700 8 10 0 1 90 0 1 class=DISCRETE ] { T 43700 48000 5 10 0 0 90 0 1 device=RESISTOR T 44000 48600 5 10 1 1 180 0 1 refdes=R6 } N 44000 47700 44000 47400 4 N 44000 47000 44000 46500 4 N 46600 49600 43400 49600 4 N 43400 49600 43400 48600 4 N 46500 49500 44000 49500 4 N 44000 49500 44000 48600 4 N 55100 45000 55000 45000 4 N 46500 46700 55000 46700 4 N 55000 46700 55000 47500 4 N 55000 47500 54200 47500 4 N 54900 47200 54900 46800 4 N 54200 47200 54900 47200 4 C 56700 50500 1 0 1 EMBEDDEDgeneric-power.sym [ P 56500 50500 56500 50700 1 0 0 { T 56450 50550 5 6 0 1 0 6 1 pinnumber=1 T 56450 50550 5 6 0 0 0 6 1 pinseq=1 T 56450 50550 5 6 0 1 0 6 1 pinlabel=1 T 56450 50550 5 6 0 1 0 6 1 pintype=pwr } L 56650 50700 56350 50700 3 0 0 0 -1 -1 T 56500 50750 8 10 0 1 0 3 1 net=Vcc:1 ] { T 56500 50750 5 10 1 1 0 3 1 net=+12v } C 41400 44100 1 90 0 EMBEDDEDresistor-1.sym [ L 41200 44700 41400 44600 3 0 0 0 -1 -1 L 41400 44600 41200 44500 3 0 0 0 -1 -1 L 41200 44500 41400 44400 3 0 0 0 -1 -1 L 41400 44400 41200 44300 3 0 0 0 -1 -1 T 41000 44400 5 10 0 0 90 0 1 device=RESISTOR L 41200 44700 41400 44800 3 0 0 0 -1 -1 L 41400 44800 41300 44850 3 0 0 0 -1 -1 P 41300 45000 41300 44850 1 0 0 { T 41250 44900 5 8 0 1 90 0 1 pinnumber=2 T 41250 44900 5 8 0 0 90 0 1 pinseq=2 T 41250 44900 5 8 0 1 90 0 1 pinlabel=2 T 41250 44900 5 8 0 1 90 0 1 pintype=pas } P 41300 44100 41300 44252 1 0 0 { T 41250 44200 5 8 0 1 90 0 1 pinnumber=1 T 41250 44200 5 8 0 0 90 0 1 pinseq=1 T 41250 44200 5 8 0 1 90 0 1 pinlabel=1 T 41250 44200 5 8 0 1 90 0 1 pintype=pas } L 41200 44301 41300 44250 3 0 0 0 -1 -1 T 41100 44300 8 10 0 1 90 0 1 refdes=R? T 41400 44100 8 10 0 1 90 0 1 pins=2 T 41400 44100 8 10 0 1 90 0 1 class=DISCRETE ] { T 41000 44400 5 10 0 0 90 0 1 device=RESISTOR T 41200 44600 5 10 1 1 180 0 1 refdes=R7 } N 41300 44100 41300 42600 4 C 42000 41100 1 90 0 EMBEDDEDresistor-1.sym [ L 41800 41700 42000 41600 3 0 0 0 -1 -1 L 42000 41600 41800 41500 3 0 0 0 -1 -1 L 41800 41500 42000 41400 3 0 0 0 -1 -1 L 42000 41400 41800 41300 3 0 0 0 -1 -1 T 41600 41400 5 10 0 0 90 0 1 device=RESISTOR L 41800 41700 42000 41800 3 0 0 0 -1 -1 L 42000 41800 41900 41850 3 0 0 0 -1 -1 P 41900 42000 41900 41850 1 0 0 { T 41850 41900 5 8 0 1 90 0 1 pinnumber=2 T 41850 41900 5 8 0 0 90 0 1 pinseq=2 T 41850 41900 5 8 0 1 90 0 1 pinlabel=2 T 41850 41900 5 8 0 1 90 0 1 pintype=pas } P 41900 41100 41900 41252 1 0 0 { T 41850 41200 5 8 0 1 90 0 1 pinnumber=1 T 41850 41200 5 8 0 0 90 0 1 pinseq=1 T 41850 41200 5 8 0 1 90 0 1 pinlabel=1 T 41850 41200 5 8 0 1 90 0 1 pintype=pas } L 41800 41301 41900 41250 3 0 0 0 -1 -1 T 41700 41300 8 10 0 1 90 0 1 refdes=R? T 42000 41100 8 10 0 1 90 0 1 pins=2 T 42000 41100 8 10 0 1 90 0 1 class=DISCRETE ] { T 41600 41400 5 10 0 0 90 0 1 device=RESISTOR T 41800 41600 5 10 1 1 180 0 1 refdes=R8 } N 41900 41100 41900 41000 4 C 42600 44100 1 90 0 EMBEDDEDresistor-1.sym [ L 42400 44700 42600 44600 3 0 0 0 -1 -1 L 42600 44600 42400 44500 3 0 0 0 -1 -1 L 42400 44500 42600 44400 3 0 0 0 -1 -1 L 42600 44400 42400 44300 3 0 0 0 -1 -1 T 42200 44400 5 10 0 0 90 0 1 device=RESISTOR L 42400 44700 42600 44800 3 0 0 0 -1 -1 L 42600 44800 42500 44850 3 0 0 0 -1 -1 P 42500 45000 42500 44850 1 0 0 { T 42450 44900 5 8 0 1 90 0 1 pinnumber=2 T 42450 44900 5 8 0 0 90 0 1 pinseq=2 T 42450 44900 5 8 0 1 90 0 1 pinlabel=2 T 42450 44900 5 8 0 1 90 0 1 pintype=pas } P 42500 44100 42500 44252 1 0 0 { T 42450 44200 5 8 0 1 90 0 1 pinnumber=1 T 42450 44200 5 8 0 0 90 0 1 pinseq=1 T 42450 44200 5 8 0 1 90 0 1 pinlabel=1 T 42450 44200 5 8 0 1 90 0 1 pintype=pas } L 42400 44301 42500 44250 3 0 0 0 -1 -1 T 42300 44300 8 10 0 1 90 0 1 refdes=R? T 42600 44100 8 10 0 1 90 0 1 pins=2 T 42600 44100 8 10 0 1 90 0 1 class=DISCRETE ] { T 42200 44400 5 10 0 0 90 0 1 device=RESISTOR T 42400 44600 5 10 1 1 180 0 1 refdes=R9 } N 42500 44100 42500 42500 4 C 43200 41100 1 90 0 EMBEDDEDresistor-1.sym [ L 43000 41700 43200 41600 3 0 0 0 -1 -1 L 43200 41600 43000 41500 3 0 0 0 -1 -1 L 43000 41500 43200 41400 3 0 0 0 -1 -1 L 43200 41400 43000 41300 3 0 0 0 -1 -1 T 42800 41400 5 10 0 0 90 0 1 device=RESISTOR L 43000 41700 43200 41800 3 0 0 0 -1 -1 L 43200 41800 43100 41850 3 0 0 0 -1 -1 P 43100 42000 43100 41850 1 0 0 { T 43050 41900 5 8 0 1 90 0 1 pinnumber=2 T 43050 41900 5 8 0 0 90 0 1 pinseq=2 T 43050 41900 5 8 0 1 90 0 1 pinlabel=2 T 43050 41900 5 8 0 1 90 0 1 pintype=pas } P 43100 41100 43100 41252 1 0 0 { T 43050 41200 5 8 0 1 90 0 1 pinnumber=1 T 43050 41200 5 8 0 0 90 0 1 pinseq=1 T 43050 41200 5 8 0 1 90 0 1 pinlabel=1 T 43050 41200 5 8 0 1 90 0 1 pintype=pas } L 43000 41301 43100 41250 3 0 0 0 -1 -1 T 42900 41300 8 10 0 1 90 0 1 refdes=R? T 43200 41100 8 10 0 1 90 0 1 pins=2 T 43200 41100 8 10 0 1 90 0 1 class=DISCRETE ] { T 42800 41400 5 10 0 0 90 0 1 device=RESISTOR T 43000 41600 5 10 1 1 180 0 1 refdes=R10 } N 43100 41100 43100 41000 4 C 43800 44100 1 90 0 EMBEDDEDresistor-1.sym [ L 43600 44700 43800 44600 3 0 0 0 -1 -1 L 43800 44600 43600 44500 3 0 0 0 -1 -1 L 43600 44500 43800 44400 3 0 0 0 -1 -1 L 43800 44400 43600 44300 3 0 0 0 -1 -1 T 43400 44400 5 10 0 0 90 0 1 device=RESISTOR L 43600 44700 43800 44800 3 0 0 0 -1 -1 L 43800 44800 43700 44850 3 0 0 0 -1 -1 P 43700 45000 43700 44850 1 0 0 { T 43650 44900 5 8 0 1 90 0 1 pinnumber=2 T 43650 44900 5 8 0 0 90 0 1 pinseq=2 T 43650 44900 5 8 0 1 90 0 1 pinlabel=2 T 43650 44900 5 8 0 1 90 0 1 pintype=pas } P 43700 44100 43700 44252 1 0 0 { T 43650 44200 5 8 0 1 90 0 1 pinnumber=1 T 43650 44200 5 8 0 0 90 0 1 pinseq=1 T 43650 44200 5 8 0 1 90 0 1 pinlabel=1 T 43650 44200 5 8 0 1 90 0 1 pintype=pas } L 43600 44301 43700 44250 3 0 0 0 -1 -1 T 43500 44300 8 10 0 1 90 0 1 refdes=R? T 43800 44100 8 10 0 1 90 0 1 pins=2 T 43800 44100 8 10 0 1 90 0 1 class=DISCRETE ] { T 43400 44400 5 10 0 0 90 0 1 device=RESISTOR T 43600 44600 5 10 1 1 180 0 1 refdes=R11 } N 43700 44100 43700 42400 4 C 44400 41100 1 90 0 EMBEDDEDresistor-1.sym [ L 44200 41700 44400 41600 3 0 0 0 -1 -1 L 44400 41600 44200 41500 3 0 0 0 -1 -1 L 44200 41500 44400 41400 3 0 0 0 -1 -1 L 44400 41400 44200 41300 3 0 0 0 -1 -1 T 44000 41400 5 10 0 0 90 0 1 device=RESISTOR L 44200 41700 44400 41800 3 0 0 0 -1 -1 L 44400 41800 44300 41850 3 0 0 0 -1 -1 P 44300 42000 44300 41850 1 0 0 { T 44250 41900 5 8 0 1 90 0 1 pinnumber=2 T 44250 41900 5 8 0 0 90 0 1 pinseq=2 T 44250 41900 5 8 0 1 90 0 1 pinlabel=2 T 44250 41900 5 8 0 1 90 0 1 pintype=pas } P 44300 41100 44300 41252 1 0 0 { T 44250 41200 5 8 0 1 90 0 1 pinnumber=1 T 44250 41200 5 8 0 0 90 0 1 pinseq=1 T 44250 41200 5 8 0 1 90 0 1 pinlabel=1 T 44250 41200 5 8 0 1 90 0 1 pintype=pas } L 44200 41301 44300 41250 3 0 0 0 -1 -1 T 44100 41300 8 10 0 1 90 0 1 refdes=R? T 44400 41100 8 10 0 1 90 0 1 pins=2 T 44400 41100 8 10 0 1 90 0 1 class=DISCRETE ] { T 44000 41400 5 10 0 0 90 0 1 device=RESISTOR T 44200 41600 5 10 1 1 180 0 1 refdes=R12 } N 44300 41100 44300 41000 4 T 47900 41100 9 10 1 0 0 0 4 V = 3.0v for I = 100A gs d Q = 60nC g T 44800 41100 9 10 1 0 0 0 4 I = Q / t I = 60nC / 1uS I = 60mA T 40500 41700 9 10 1 0 0 0 3 R = V / I R = 15v / 60mA R = 250 ohms C 44700 42900 1 0 0 EMBEDDED2MBI450U4N-120-50.sym [ L 46101 45001 46101 44401 3 0 0 0 -1 -1 L 46401 45001 46101 44801 3 0 0 0 -1 -1 L 46100 44600 46401 44401 3 0 0 0 -1 -1 L 46001 45001 46001 44401 3 0 0 0 -1 -1 H 3 0 0 0 -1 -1 2 -1 -1 -1 -1 -1 5 M 46311,44441 L 46402,44401 L 46356,44496 L 46336,44466 z L 46101 43901 46101 43301 3 0 0 0 -1 -1 L 46401 43901 46101 43701 3 0 0 0 -1 -1 L 46101 43601 46401 43301 3 0 0 0 -1 -1 L 46001 43901 46001 43301 3 0 0 0 -1 -1 H 3 0 0 0 -1 -1 2 -1 -1 -1 -1 -1 5 M 46311,43341 L 46402,43301 L 46356,43396 L 46336,43366 z L 44901 44101 47401 44101 3 0 0 0 -1 -1 L 46400 44400 46400 43900 3 0 0 0 -1 -1 L 44901 43001 47401 43001 3 0 0 0 -1 -1 L 46400 45000 46400 45900 3 0 0 0 -1 -1 L 46400 43300 46401 43001 3 0 0 0 -1 -1 L 46401 44601 46801 44601 3 0 0 0 -1 -1 L 46401 44601 46601 44901 3 0 0 0 -1 -1 L 46601 44901 46801 44601 3 0 0 0 -1 -1 L 46401 44901 46801 44901 3 0 0 0 -1 -1 L 46601 45001 46601 44901 3 0 0 0 -1 -1 L 46601 44601 46601 44501 3 0 0 0 -1 -1 L 46401 43501 46801 43501 3 0 0 0 -1 -1 L 46401 43501 46601 43801 3 0 0 0 -1 -1 L 46601 43801 46801 43501 3 0 0 0 -1 -1 L 46401 43801 46801 43801 3 0 0 0 -1 -1 L 46601 43901 46601 43801 3 0 0 0 -1 -1 L 46601 43501 46601 43401 3 0 0 0 -1 -1 L 46401 45101 46601 45101 3 0 0 0 -1 -1 L 46601 45101 46601 45001 3 0 0 0 -1 -1 L 46601 44501 46601 44401 3 0 0 0 -1 -1 L 46601 44401 46601 44301 3 0 0 0 -1 -1 L 46601 44301 46401 44301 3 0 0 0 -1 -1 L 46400 44000 46600 44000 3 0 0 0 -1 -1 L 46601 44001 46601 43901 3 0 0 0 -1 -1 L 46601 43401 46601 43301 3 0 0 0 -1 -1 L 46601 43301 46601 43201 3 0 0 0 -1 -1 L 46601 43201 46401 43201 3 0 0 0 -1 -1 L 44901 44701 46000 44700 3 0 0 0 -1 -1 L 44901 43601 46000 43600 3 0 0 0 -1 -1 T 47001 45701 9 10 1 0 0 0 1 P(2) T 47001 43101 9 10 1 0 0 0 1 N(1) T 46801 43901 9 10 1 0 0 0 1 OUT(4) P 47601 45901 47401 45901 1 0 0 { T 47401 45901 5 10 0 0 0 0 1 pintype=unknown T 47401 45901 5 10 0 0 0 0 1 pinseq=0 } P 47601 44101 47401 44101 1 0 0 { T 47201 44101 5 10 0 0 0 0 1 pintype=unknown T 47201 44101 5 10 0 0 0 0 1 pinseq=0 } P 47601 43001 47401 43001 1 0 0 { T 47201 43001 5 10 0 0 0 0 1 pintype=unknown T 47201 43001 5 10 0 0 0 0 1 pinseq=0 } L 44901 45901 47401 45901 3 0 0 0 -1 -1 P 44701 45901 44901 45901 1 0 0 { T 44901 45901 5 10 0 0 0 0 1 pintype=unknown T 44901 45901 5 10 0 0 0 0 1 pinseq=0 } P 44701 44701 44901 44701 1 0 0 { T 44901 44701 5 10 0 0 0 0 1 pintype=unknown T 44901 44701 5 10 0 0 0 0 1 pinseq=0 } P 44701 44101 44901 44101 1 0 0 { T 44901 44101 5 10 0 0 0 0 1 pintype=unknown T 44901 44101 5 10 0 0 0 0 1 pinseq=0 } P 44701 43601 44901 43601 1 0 0 { T 44901 43601 5 10 0 0 0 0 1 pintype=unknown T 44901 43601 5 10 0 0 0 0 1 pinseq=0 } P 44701 43001 44901 43001 1 0 0 { T 44901 43001 5 10 0 0 0 0 1 pintype=unknown T 44901 43001 5 10 0 0 0 0 1 pinseq=0 } L 47200 44300 47401 44301 3 0 0 0 -1 -1 L 47200 44300 47201 44101 3 0 0 0 -1 -1 P 47601 44301 47401 44301 1 0 0 { T 47201 44301 5 10 0 0 0 0 1 pintype=unknown T 47201 44301 5 10 0 0 0 0 1 pinseq=0 } T 46801 44401 9 10 1 0 0 0 1 OUT(3) T 44901 45701 9 10 1 0 0 0 1 C T 44901 44501 9 10 1 0 0 0 1 G1 T 44901 43901 9 10 1 0 0 0 1 E1 T 44901 43401 9 10 1 0 0 0 1 G2 T 44901 43001 9 10 1 0 0 0 1 E2 B 45301 45399 700 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 L 45401 45299 45801 45699 3 0 0 0 -1 -1 L 45801 45699 46001 45699 3 0 0 0 -1 -1 P 44701 45501 44901 45501 1 0 0 P 44701 45101 44901 45101 1 0 0 L 46001 45499 46101 45499 3 0 0 0 -1 -1 L 44901 45501 45300 45500 3 0 0 0 -1 -1 L 46100 45500 46100 45100 3 0 0 0 -1 -1 L 46100 45100 44901 45101 3 0 0 0 -1 -1 B 44901 42901 2499 3099 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 T 45896 46001 8 10 0 1 0 0 1 refdes=IGBT? T 46496 46001 8 10 0 1 0 0 1 device=INVERTER T 44901 45301 9 10 1 0 0 0 1 TH1 T 44901 44901 9 10 1 0 0 0 1 TH2 ] { T 44896 42701 5 10 1 1 0 0 1 refdes=IGBT1 T 46496 46001 5 10 0 1 0 0 1 device=INVERTER } N 47700 45900 47601 45901 4 N 47601 43001 47700 43001 4 N 47700 43001 47700 41000 4 N 41300 46100 44500 46100 4 N 41300 42600 44500 42600 4 N 55000 42600 47800 42600 4 N 44701 44701 44500 44701 4 N 44500 44701 44500 46100 4 N 44701 43601 44600 43600 4 N 44600 43600 44600 42200 4 N 47601 44101 47800 44101 4 N 47800 44101 47800 42600 4 C 48200 42900 1 0 0 EMBEDDED2MBI450U4N-120-50.sym [ L 49601 45001 49601 44401 3 0 0 0 -1 -1 L 49901 45001 49601 44801 3 0 0 0 -1 -1 L 49600 44600 49901 44401 3 0 0 0 -1 -1 L 49501 45001 49501 44401 3 0 0 0 -1 -1 H 3 0 0 0 -1 -1 2 -1 -1 -1 -1 -1 5 M 49811,44441 L 49902,44401 L 49856,44496 L 49836,44466 z L 49601 43901 49601 43301 3 0 0 0 -1 -1 L 49901 43901 49601 43701 3 0 0 0 -1 -1 L 49601 43601 49901 43301 3 0 0 0 -1 -1 L 49501 43901 49501 43301 3 0 0 0 -1 -1 H 3 0 0 0 -1 -1 2 -1 -1 -1 -1 -1 5 M 49811,43341 L 49902,43301 L 49856,43396 L 49836,43366 z L 48401 44101 50901 44101 3 0 0 0 -1 -1 L 49900 44400 49900 43900 3 0 0 0 -1 -1 L 48401 43001 50901 43001 3 0 0 0 -1 -1 L 49900 45000 49900 45900 3 0 0 0 -1 -1 L 49900 43300 49901 43001 3 0 0 0 -1 -1 L 49901 44601 50301 44601 3 0 0 0 -1 -1 L 49901 44601 50101 44901 3 0 0 0 -1 -1 L 50101 44901 50301 44601 3 0 0 0 -1 -1 L 49901 44901 50301 44901 3 0 0 0 -1 -1 L 50101 45001 50101 44901 3 0 0 0 -1 -1 L 50101 44601 50101 44501 3 0 0 0 -1 -1 L 49901 43501 50301 43501 3 0 0 0 -1 -1 L 49901 43501 50101 43801 3 0 0 0 -1 -1 L 50101 43801 50301 43501 3 0 0 0 -1 -1 L 49901 43801 50301 43801 3 0 0 0 -1 -1 L 50101 43901 50101 43801 3 0 0 0 -1 -1 L 50101 43501 50101 43401 3 0 0 0 -1 -1 L 49901 45101 50101 45101 3 0 0 0 -1 -1 L 50101 45101 50101 45001 3 0 0 0 -1 -1 L 50101 44501 50101 44401 3 0 0 0 -1 -1 L 50101 44401 50101 44301 3 0 0 0 -1 -1 L 50101 44301 49901 44301 3 0 0 0 -1 -1 L 49900 44000 50100 44000 3 0 0 0 -1 -1 L 50101 44001 50101 43901 3 0 0 0 -1 -1 L 50101 43401 50101 43301 3 0 0 0 -1 -1 L 50101 43301 50101 43201 3 0 0 0 -1 -1 L 50101 43201 49901 43201 3 0 0 0 -1 -1 L 48401 44701 49500 44700 3 0 0 0 -1 -1 L 48401 43601 49500 43600 3 0 0 0 -1 -1 T 50501 45701 9 10 1 0 0 0 1 P(2) T 50501 43101 9 10 1 0 0 0 1 N(1) T 50301 43901 9 10 1 0 0 0 1 OUT(4) P 51101 45901 50901 45901 1 0 0 { T 50901 45901 5 10 0 0 0 0 1 pintype=unknown T 50901 45901 5 10 0 0 0 0 1 pinseq=0 } P 51101 44101 50901 44101 1 0 0 { T 50701 44101 5 10 0 0 0 0 1 pintype=unknown T 50701 44101 5 10 0 0 0 0 1 pinseq=0 } P 51101 43001 50901 43001 1 0 0 { T 50701 43001 5 10 0 0 0 0 1 pintype=unknown T 50701 43001 5 10 0 0 0 0 1 pinseq=0 } L 48401 45901 50901 45901 3 0 0 0 -1 -1 P 48201 45901 48401 45901 1 0 0 { T 48401 45901 5 10 0 0 0 0 1 pintype=unknown T 48401 45901 5 10 0 0 0 0 1 pinseq=0 } P 48201 44701 48401 44701 1 0 0 { T 48401 44701 5 10 0 0 0 0 1 pintype=unknown T 48401 44701 5 10 0 0 0 0 1 pinseq=0 } P 48201 44101 48401 44101 1 0 0 { T 48401 44101 5 10 0 0 0 0 1 pintype=unknown T 48401 44101 5 10 0 0 0 0 1 pinseq=0 } P 48201 43601 48401 43601 1 0 0 { T 48401 43601 5 10 0 0 0 0 1 pintype=unknown T 48401 43601 5 10 0 0 0 0 1 pinseq=0 } P 48201 43001 48401 43001 1 0 0 { T 48401 43001 5 10 0 0 0 0 1 pintype=unknown T 48401 43001 5 10 0 0 0 0 1 pinseq=0 } L 50700 44300 50901 44301 3 0 0 0 -1 -1 L 50700 44300 50701 44101 3 0 0 0 -1 -1 P 51101 44301 50901 44301 1 0 0 { T 50701 44301 5 10 0 0 0 0 1 pintype=unknown T 50701 44301 5 10 0 0 0 0 1 pinseq=0 } T 50301 44401 9 10 1 0 0 0 1 OUT(3) T 48401 45701 9 10 1 0 0 0 1 C T 48401 44501 9 10 1 0 0 0 1 G1 T 48401 43901 9 10 1 0 0 0 1 E1 T 48401 43401 9 10 1 0 0 0 1 G2 T 48401 43001 9 10 1 0 0 0 1 E2 B 48801 45399 700 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 L 48901 45299 49301 45699 3 0 0 0 -1 -1 L 49301 45699 49501 45699 3 0 0 0 -1 -1 P 48201 45501 48401 45501 1 0 0 P 48201 45101 48401 45101 1 0 0 L 49501 45499 49601 45499 3 0 0 0 -1 -1 L 48401 45501 48800 45500 3 0 0 0 -1 -1 L 49600 45500 49600 45100 3 0 0 0 -1 -1 L 49600 45100 48401 45101 3 0 0 0 -1 -1 B 48401 42901 2499 3099 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 T 49396 46001 8 10 0 1 0 0 1 refdes=IGBT? T 49996 46001 8 10 0 1 0 0 1 device=INVERTER T 48401 45301 9 10 1 0 0 0 1 TH1 T 48401 44901 9 10 1 0 0 0 1 TH2 ] { T 48396 42701 5 10 1 1 0 0 1 refdes=IGBT2 T 49996 46001 5 10 0 1 0 0 1 device=INVERTER } N 48100 44700 48201 44700 4 N 48201 44700 48201 44701 4 N 51101 45901 51200 45900 4 N 48100 42100 48100 43601 4 N 48100 43601 48201 43601 4 N 44500 42600 44500 44101 4 N 44500 44101 44701 44101 4 N 48000 42500 48000 44101 4 N 48000 44101 48201 44101 4 N 56000 42500 51301 42500 4 N 51301 42500 51301 44101 4 N 51101 44101 51301 44101 4 N 51101 43001 51200 43001 4 C 51700 42900 1 0 0 EMBEDDED2MBI450U4N-120-50.sym [ L 53101 45001 53101 44401 3 0 0 0 -1 -1 L 53401 45001 53101 44801 3 0 0 0 -1 -1 L 53100 44600 53401 44401 3 0 0 0 -1 -1 L 53001 45001 53001 44401 3 0 0 0 -1 -1 H 3 0 0 0 -1 -1 2 -1 -1 -1 -1 -1 5 M 53311,44441 L 53402,44401 L 53356,44496 L 53336,44466 z L 53101 43901 53101 43301 3 0 0 0 -1 -1 L 53401 43901 53101 43701 3 0 0 0 -1 -1 L 53101 43601 53401 43301 3 0 0 0 -1 -1 L 53001 43901 53001 43301 3 0 0 0 -1 -1 H 3 0 0 0 -1 -1 2 -1 -1 -1 -1 -1 5 M 53311,43341 L 53402,43301 L 53356,43396 L 53336,43366 z L 51901 44101 54401 44101 3 0 0 0 -1 -1 L 53400 44400 53400 43900 3 0 0 0 -1 -1 L 51901 43001 54401 43001 3 0 0 0 -1 -1 L 53400 45000 53400 45900 3 0 0 0 -1 -1 L 53400 43300 53401 43001 3 0 0 0 -1 -1 L 53401 44601 53801 44601 3 0 0 0 -1 -1 L 53401 44601 53601 44901 3 0 0 0 -1 -1 L 53601 44901 53801 44601 3 0 0 0 -1 -1 L 53401 44901 53801 44901 3 0 0 0 -1 -1 L 53601 45001 53601 44901 3 0 0 0 -1 -1 L 53601 44601 53601 44501 3 0 0 0 -1 -1 L 53401 43501 53801 43501 3 0 0 0 -1 -1 L 53401 43501 53601 43801 3 0 0 0 -1 -1 L 53601 43801 53801 43501 3 0 0 0 -1 -1 L 53401 43801 53801 43801 3 0 0 0 -1 -1 L 53601 43901 53601 43801 3 0 0 0 -1 -1 L 53601 43501 53601 43401 3 0 0 0 -1 -1 L 53401 45101 53601 45101 3 0 0 0 -1 -1 L 53601 45101 53601 45001 3 0 0 0 -1 -1 L 53601 44501 53601 44401 3 0 0 0 -1 -1 L 53601 44401 53601 44301 3 0 0 0 -1 -1 L 53601 44301 53401 44301 3 0 0 0 -1 -1 L 53400 44000 53600 44000 3 0 0 0 -1 -1 L 53601 44001 53601 43901 3 0 0 0 -1 -1 L 53601 43401 53601 43301 3 0 0 0 -1 -1 L 53601 43301 53601 43201 3 0 0 0 -1 -1 L 53601 43201 53401 43201 3 0 0 0 -1 -1 L 51901 44701 53000 44700 3 0 0 0 -1 -1 L 51901 43601 53000 43600 3 0 0 0 -1 -1 T 54001 45701 9 10 1 0 0 0 1 P(2) T 54001 43101 9 10 1 0 0 0 1 N(1) T 53801 43901 9 10 1 0 0 0 1 OUT(4) P 54601 45901 54401 45901 1 0 0 { T 54401 45901 5 10 0 0 0 0 1 pintype=unknown T 54401 45901 5 10 0 0 0 0 1 pinseq=0 } P 54601 44101 54401 44101 1 0 0 { T 54201 44101 5 10 0 0 0 0 1 pintype=unknown T 54201 44101 5 10 0 0 0 0 1 pinseq=0 } P 54601 43001 54401 43001 1 0 0 { T 54201 43001 5 10 0 0 0 0 1 pintype=unknown T 54201 43001 5 10 0 0 0 0 1 pinseq=0 } L 51901 45901 54401 45901 3 0 0 0 -1 -1 P 51701 45901 51901 45901 1 0 0 { T 51901 45901 5 10 0 0 0 0 1 pintype=unknown T 51901 45901 5 10 0 0 0 0 1 pinseq=0 } P 51701 44701 51901 44701 1 0 0 { T 51901 44701 5 10 0 0 0 0 1 pintype=unknown T 51901 44701 5 10 0 0 0 0 1 pinseq=0 } P 51701 44101 51901 44101 1 0 0 { T 51901 44101 5 10 0 0 0 0 1 pintype=unknown T 51901 44101 5 10 0 0 0 0 1 pinseq=0 } P 51701 43601 51901 43601 1 0 0 { T 51901 43601 5 10 0 0 0 0 1 pintype=unknown T 51901 43601 5 10 0 0 0 0 1 pinseq=0 } P 51701 43001 51901 43001 1 0 0 { T 51901 43001 5 10 0 0 0 0 1 pintype=unknown T 51901 43001 5 10 0 0 0 0 1 pinseq=0 } L 54200 44300 54401 44301 3 0 0 0 -1 -1 L 54200 44300 54201 44101 3 0 0 0 -1 -1 P 54601 44301 54401 44301 1 0 0 { T 54201 44301 5 10 0 0 0 0 1 pintype=unknown T 54201 44301 5 10 0 0 0 0 1 pinseq=0 } T 53801 44401 9 10 1 0 0 0 1 OUT(3) T 51901 45701 9 10 1 0 0 0 1 C T 51901 44501 9 10 1 0 0 0 1 G1 T 51901 43901 9 10 1 0 0 0 1 E1 T 51901 43401 9 10 1 0 0 0 1 G2 T 51901 43001 9 10 1 0 0 0 1 E2 B 52301 45399 700 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 L 52401 45299 52801 45699 3 0 0 0 -1 -1 L 52801 45699 53001 45699 3 0 0 0 -1 -1 P 51701 45501 51901 45501 1 0 0 P 51701 45101 51901 45101 1 0 0 L 53001 45499 53101 45499 3 0 0 0 -1 -1 L 51901 45501 52300 45500 3 0 0 0 -1 -1 L 53100 45500 53100 45100 3 0 0 0 -1 -1 L 53100 45100 51901 45101 3 0 0 0 -1 -1 B 51901 42901 2499 3099 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 T 52896 46001 8 10 0 1 0 0 1 refdes=IGBT? T 53496 46001 8 10 0 1 0 0 1 device=INVERTER T 51901 45301 9 10 1 0 0 0 1 TH1 T 51901 44901 9 10 1 0 0 0 1 TH2 ] { T 51896 42701 5 10 1 1 0 0 1 refdes=IGBT3 T 53496 46001 5 10 0 1 0 0 1 device=INVERTER } N 54700 45900 54601 45900 4 N 54601 45900 54601 45901 4 N 51500 44100 51500 42400 4 N 54601 44101 54800 44101 4 N 54800 44101 54800 42400 4 N 57000 42400 54800 42400 4 N 54700 43000 54601 43000 4 N 54601 43000 54601 43001 4 N 51701 43601 51600 43601 4 N 51600 43601 51600 42000 4 N 51600 44700 51701 44700 4 N 51701 44700 51701 44701 4 N 51500 44100 51701 44100 4 N 51701 44100 51701 44101 4 B 40000 40000 17500 11000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 B 40000 40000 17500 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 C 55100 44100 1 0 0 EMBEDDEDBLDC-wye-UVW.sym [ V 56000 45000 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 P 55100 45000 55250 45000 1 0 0 { T 55200 45050 5 8 0 1 0 6 1 pinnumber=1 T 55200 44950 5 8 0 1 0 8 1 pinseq=1 T 55300 45000 9 8 0 1 0 0 1 pinlabel=1 T 55300 45000 5 8 0 1 0 2 1 pintype=pas } A 55337 45000 75 0 180 3 0 0 0 -1 -1 A 55479 45000 75 0 180 3 0 0 0 -1 -1 A 55621 45000 75 0 180 3 0 0 0 -1 -1 A 55763 45000 75 0 180 3 0 0 0 -1 -1 L 55838 45000 56000 45000 3 0 0 0 -1 -1 L 55250 45000 55262 45000 3 0 0 0 -1 -1 A 55408 45000 4 180 180 3 0 0 0 -1 -1 A 55550 45000 4 180 180 3 0 0 0 -1 -1 A 55692 45000 4 180 180 3 0 0 0 -1 -1 P 56900 45000 56750 45000 1 0 0 { T 56700 45050 5 8 0 1 0 6 1 pinnumber=1 T 56700 44950 5 8 0 1 0 8 1 pinseq=1 T 56800 45000 9 8 0 1 0 0 1 pinlabel=1 T 56800 45000 5 8 0 1 0 2 1 pintype=pas } A 56237 45000 75 0 180 3 0 0 0 -1 -1 A 56379 45000 75 0 180 3 0 0 0 -1 -1 A 56521 45000 75 0 180 3 0 0 0 -1 -1 A 56663 45000 75 0 180 3 0 0 0 -1 -1 L 56738 45000 56750 45000 3 0 0 0 -1 -1 L 56000 45000 56162 45000 3 0 0 0 -1 -1 A 56308 45000 4 180 180 3 0 0 0 -1 -1 A 56450 45000 4 180 180 3 0 0 0 -1 -1 A 56592 45000 4 180 180 3 0 0 0 -1 -1 P 56000 44100 56000 44250 1 0 0 { T 55950 44155 5 8 0 1 90 6 1 pinnumber=1 T 55950 44300 5 8 0 1 270 8 1 pinseq=1 T 56000 44305 9 8 0 1 90 0 1 pinlabel=1 T 56000 44200 5 8 0 1 270 2 1 pintype=pas } A 56000 44763 75 270 180 3 0 0 0 -1 -1 A 56000 44621 75 270 180 3 0 0 0 -1 -1 A 56000 44479 75 270 180 3 0 0 0 -1 -1 A 56000 44337 75 270 180 3 0 0 0 -1 -1 L 56000 44262 56000 44250 3 0 0 0 -1 -1 L 56000 45000 56000 44838 3 0 0 0 -1 -1 A 56000 44692 4 90 180 3 0 0 0 -1 -1 A 56000 44550 4 90 180 3 0 0 0 -1 -1 A 56000 44408 4 90 180 3 0 0 0 -1 -1 T 55195 45795 8 10 0 1 0 0 1 netname=BLDC T 56000 45400 9 10 1 0 0 4 2 BLDC Wye Motor T 55300 44800 9 10 1 0 0 0 1 U T 56100 44300 9 10 1 0 0 0 1 V T 56600 44800 9 10 1 0 0 0 1 W ] { T 55195 45795 5 10 1 1 0 0 1 netname=BLDC1 }